**Chapter 5**

**Configurable Logic Blocks (CLBs)**

**CLB Overview**

The Configurable Logic Blocks (CLBs) are the main logic resources for implementing sequential as well as combinatorial circuits. Each CLB element is connected to a switch matrix for access to the general routing matrix (shown in Figure 5-1). A CLB element contains a pair of slices. These two slices do not have direct connections to each other, and each slice is organized as a column. Each slice in a column has an independent carry chain. For each CLB, slices in the bottom of the CLB are labeled as SLICE(0), and slices in the top of the CLB are labeled as SLICE(1).

---

*Figure 5-1: Arrangement of Slices within the CLB*

The Xilinx tools designate slices with the following definitions. An “X” followed by a number identifies the position of each slice in a pair as well as the column position of the slice. The “X” number counts slices starting from the bottom in sequence 0, 1 (the first CLB column); 2, 3 (the second CLB column); etc. A “Y” followed by a number identifies a row of slices. The number remains the same within a CLB, but counts up in sequence from one CLB row to the next CLB row, starting from the bottom. *Figure 5-2* shows four CLBs located in the bottom-left corner of the die.
Slice Description

Every slice contains four logic-function generators (or look-up tables), four storage elements, wide-function multiplexers, and carry logic. These elements are used by all slices to provide logic, arithmetic, and ROM functions. In addition to this, some slices support two additional functions: storing data using distributed RAM and shifting data with 32-bit registers. Slices that support these additional functions are called SLICEM; others are called SLICEL. SLICEM (shown in Figure 5-3) represents a superset of elements and connections found in all slices. SLICEL is shown in Figure 5-4.
Figure 5-3: Diagram of SLICEM
Chapter 5: Configurable Logic Blocks (CLBs)

Each CLB can contain zero or one SLICEM. Every other CLB column contains a SLICEMs. In addition, the two CLB columns to the left of the DSP48E columns both contain a SLICEL and a SLICEM.

**Figure 5-4: Diagram of SLICEL**

Each CLB can contain zero or one SLICEM. Every other CLB column contains a SLICEMs. In addition, the two CLB columns to the left of the DSP48E columns both contain a SLICEL and a SLICEM.
CLB Overview

Table 5-1 summarizes the logic resources in one CLB. Each CLB or slice can be implemented in one of the configurations listed. Table 5-2 shows the available resources in all CLBs.

Table 5-1: Logic Resources in One CLB

<table>
<thead>
<tr>
<th>Slices</th>
<th>LUTs</th>
<th>Flip-Flops</th>
<th>Arithmetic and Carry Chains</th>
<th>Distributed RAM(1)</th>
<th>Shift Registers(1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>8</td>
<td>8</td>
<td>2</td>
<td>256 bits</td>
<td>128 bits</td>
</tr>
</tbody>
</table>

Notes:
1. SLICEM only, SLICEL does not have distributed RAM or shift registers.

Table 5-2: Virtex-5 FPGA Logic Resources Available in All CLBs

<table>
<thead>
<tr>
<th>Device</th>
<th>CLB Array Row x Column</th>
<th>Number of 6-Input LUTs</th>
<th>Maximum Distributed RAM (Kb)</th>
<th>Shift Register (Kb)</th>
<th>Number of Flip-Flops</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC5VLX20T</td>
<td>60 x 26</td>
<td>12,480</td>
<td>210</td>
<td>105</td>
<td>12,480</td>
</tr>
<tr>
<td>XC5VLX30</td>
<td>80 x 30</td>
<td>19,200</td>
<td>320</td>
<td>160</td>
<td>19,200</td>
</tr>
<tr>
<td>XC5VFX30T</td>
<td>80 x 38</td>
<td>20,480</td>
<td>380</td>
<td>190</td>
<td>20,480</td>
</tr>
<tr>
<td>XC5VLX30T</td>
<td>80 x 30</td>
<td>19,200</td>
<td>320</td>
<td>160</td>
<td>19,200</td>
</tr>
<tr>
<td>XC5VSX35T</td>
<td>80 x 34</td>
<td>21,760</td>
<td>520</td>
<td>260</td>
<td>21,760</td>
</tr>
<tr>
<td>XC5VLX50</td>
<td>120 x 30</td>
<td>28,800</td>
<td>480</td>
<td>240</td>
<td>28,800</td>
</tr>
<tr>
<td>XC5VLX50T</td>
<td>120 x 30</td>
<td>28,800</td>
<td>480</td>
<td>240</td>
<td>28,800</td>
</tr>
<tr>
<td>XC5VSX50T</td>
<td>120 x 34</td>
<td>32,640</td>
<td>780</td>
<td>390</td>
<td>32,640</td>
</tr>
<tr>
<td>XC5VFX70T</td>
<td>160 x 38</td>
<td>44,800</td>
<td>820</td>
<td>410</td>
<td>44,800</td>
</tr>
<tr>
<td>XC5VLX85</td>
<td>120 x 54</td>
<td>51,840</td>
<td>840</td>
<td>420</td>
<td>51,840</td>
</tr>
<tr>
<td>XC5VLX85T</td>
<td>120 x 54</td>
<td>51,840</td>
<td>840</td>
<td>420</td>
<td>51,840</td>
</tr>
<tr>
<td>XC5VSX95T</td>
<td>160 x 46</td>
<td>58,880</td>
<td>1,520</td>
<td>760</td>
<td>58,880</td>
</tr>
<tr>
<td>XC5VFX100T</td>
<td>160 x 56</td>
<td>64,000</td>
<td>1,240</td>
<td>620</td>
<td>64,000</td>
</tr>
<tr>
<td>XC5VLX110</td>
<td>160 x 54</td>
<td>69,120</td>
<td>1,120</td>
<td>560</td>
<td>69,120</td>
</tr>
<tr>
<td>XC5VLX110T</td>
<td>160 x 54</td>
<td>69,120</td>
<td>1,120</td>
<td>560</td>
<td>69,120</td>
</tr>
<tr>
<td>XC5VFX130T</td>
<td>200 x 56</td>
<td>81,920</td>
<td>1,580</td>
<td>790</td>
<td>81,920</td>
</tr>
<tr>
<td>XC5VTX150T</td>
<td>200 x 58</td>
<td>92,800</td>
<td>1,500</td>
<td>750</td>
<td>92,800</td>
</tr>
<tr>
<td>XC5VLX155</td>
<td>160 x 76</td>
<td>97,280</td>
<td>1,640</td>
<td>820</td>
<td>97,280</td>
</tr>
<tr>
<td>XC5VLX155T</td>
<td>160 x 76</td>
<td>97,280</td>
<td>1,640</td>
<td>820</td>
<td>97,280</td>
</tr>
<tr>
<td>XC5VFX200T</td>
<td>240 x 68</td>
<td>122,880</td>
<td>2,280</td>
<td>1140</td>
<td>122,880</td>
</tr>
<tr>
<td>XC5VLX220</td>
<td>160 x 108</td>
<td>138,240</td>
<td>2,280</td>
<td>1140</td>
<td>138,240</td>
</tr>
<tr>
<td>XC5VLX220T</td>
<td>160 x 108</td>
<td>138,240</td>
<td>2,280</td>
<td>1140</td>
<td>138,240</td>
</tr>
<tr>
<td>XC5VSX240T</td>
<td>240 x 78</td>
<td>149,760</td>
<td>4,200</td>
<td>2100</td>
<td>149,760</td>
</tr>
<tr>
<td>XC5VTX240T</td>
<td>240 x 78</td>
<td>149,760</td>
<td>2,400</td>
<td>1200</td>
<td>149,760</td>
</tr>
<tr>
<td>XC5VLX330</td>
<td>240 x 108</td>
<td>207,360</td>
<td>3,420</td>
<td>1710</td>
<td>207,360</td>
</tr>
<tr>
<td>XC5VLX330T</td>
<td>240 x 108</td>
<td>207,360</td>
<td>3,420</td>
<td>1710</td>
<td>207,360</td>
</tr>
</tbody>
</table>
Chapter 5: Configurable Logic Blocks (CLBs)

Look-Up Table (LUT)

The function generators in Virtex-5 FPGAs are implemented as six-input look-up tables (LUTs). There are six independent inputs (A inputs - A1 to A6) and two independent outputs (O5 and O6) for each of the four function generators in a slice (A, B, C, and D). The function generators can implement any arbitrarily defined six-input Boolean function. Each function generator can also implement two arbitrarily defined five-input Boolean functions, as long as these two functions share common inputs. Only the O6 output of the function generator is used when a six-input function is implemented. Both O5 and O6 are used for each of the five-input function generators implemented. In this case, A6 is driven High by the software. The propagation delay through a LUT is independent of the function implemented, or whether one six-input or two five-input generators are implemented. Signals from the function generators can exit the slice (through A, B, C, D output for O6 or AMUX, BMUX, CMUX, DMUX output for O5), enter the XOR dedicated gate from an O6 output (see “Fast Lookahead Carry Logic”), enter the carry-logic chain from an O5 output (see “Fast Lookahead Carry Logic”), enter the select line of the carry-logic multiplexer from O6 output (see “Fast Lookahead Carry Logic”), feed the D input of the storage element, or go to F7AMUX/F7BMUX from O6 output.

In addition to the basic LUTs, slices contain three multiplexers (F7AMUX, F7BMUX, and F8MUX). These multiplexers are used to combine up to four function generators to provide any function of seven or eight inputs in a slice. F7AMUX and F7BMUX are used to generate seven input functions from LUTs A and B, or C and D, while F8MUX is used to combine all LUTs to generate eight input functions. Functions with more than eight inputs can be implemented using multiple slices. There are no direct connections between slices to form function generators greater than eight inputs within a CLB or between slices.

Storage Elements

The storage elements in a slice can be configured as either edge-triggered D-type flip-flops or level-sensitive latches. The D input can be driven directly by a LUT output via AFFMUX, BFMUX, CFMMUX or DFMUX, or by the BYPASS slice inputs bypassing the function generators via AX, BX, CX, or DX input. When configured as a latch, the latch is transparent when the CLK is Low.

The control signals clock (CK), clock enable (CE), set/reset (SR), and reverse (REV) are common to all storage elements in one slice. When one flip-flop in a slice has SR or CE enabled, the other flip-flops used in the slice will also have SR or CE enabled by the common signal. Only the CLK signal has independent polarity. Any inverter placed on the clock signal is automatically absorbed. The CE, SR, and REV signals are active High. All flip-flop and latch primitives have CE and non-CE versions.

The SR signal forces the storage element into the state specified by the attribute SRHIGH or SRLOW. SRHIGH forces a logic High at the storage element output when SR is asserted, while SRLOW forces a logic Low at the storage element output. When SR is used, an optional second input (DX) forces the storage element output into the opposite state via the REV pin. The reset condition is predominant over the set condition (see Figure 5-5). Table 5-3 and Table 5-4 provide truth tables for SR and REV depending on whether SRLOW or SRHIGH is used.

Table 5-3: Truth Table when SRLOW is Used (Default Condition)

<table>
<thead>
<tr>
<th>SR</th>
<th>REV</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No Logic Change</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Table 5-3: Truth Table when SRLOW is Used (Default Condition) (Continued)

<table>
<thead>
<tr>
<th>SR</th>
<th>REV</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 5-4: Truth Table when SRHIGH is Used

<table>
<thead>
<tr>
<th>SR</th>
<th>REV</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No Logic Change</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure 5-5: Register/Latch Configuration in a Slice

SRHIGH and SRLOW can be set individually for each storage element in a slice. The choice of synchronous (SYNC) or asynchronous (ASYNC) set/reset (SRTYPE) cannot be set individually for each storage element in a slice.
The initial state after configuration or global initial state is defined by separate INIT0 and INIT1 attributes. By default, setting the SRLOW attribute sets INIT0, and setting the SRHIGH attribute sets INIT1. Virtex-5 devices can set INIT0 and INIT1 independent of SRHIGH and SRLOW.

The configuration options for the set and reset functionality of a register or a latch are as follows:

- No set or reset
- Synchronous set
- Synchronous reset
- Synchronous set and reset
- Asynchronous set (preset)
- Asynchronous reset (clear)
- Asynchronous set and reset (preset and clear)

Distributed RAM and Memory (Available in SLICEM only)

Multiple LUTs in a SLICEM can be combined in various ways to store larger amount of data.

The function generators (LUTs) in SLICEMs can be implemented as a synchronous RAM resource called a distributed RAM element. RAM elements are configurable within a SLICEM to implement the following:

- Single-Port 32 x 1-bit RAM
- Dual-Port 32 x 1-bit RAM
- Quad-Port 32 x 2-bit RAM
- Simple Dual-Port 32 x 6-bit RAM
- Single-Port 64 x 1-bit RAM
- Dual-Port 64 x 1-bit RAM
- Quad-Port 64 x 1-bit RAM
- Simple Dual-Port 64 x 3-bit RAM
- Single-Port 128 x 1-bit RAM
- Dual-Port 128 x 1-bit RAM
- Single-Port 256 x 1-bit RAM

Distributed RAM modules are synchronous (write) resources. A synchronous read can be implemented with a storage element or a flip-flop in the same slice. By placing this flip-flop, the distributed RAM performance is improved by decreasing the delay into the clock-to-out value of the flip-flop. However, an additional clock latency is added. The distributed elements share the same clock input. For a write operation, the Write Enable (WE) input, driven by either the CE or WE pin of a SLICEM, must be set High.
Table 5-5 shows the number of LUTs (four per slice) occupied by each distributed RAM configuration.

Table 5-5: Distributed RAM Configuration

<table>
<thead>
<tr>
<th>RAM</th>
<th>Number of LUTs</th>
</tr>
</thead>
<tbody>
<tr>
<td>32 x 1S</td>
<td>1</td>
</tr>
<tr>
<td>32 x 1D</td>
<td>2</td>
</tr>
<tr>
<td>32 x 2Q(^{(2)})</td>
<td>4</td>
</tr>
<tr>
<td>32 x 6SDP(^{(2)})</td>
<td>4</td>
</tr>
<tr>
<td>64 x 1S</td>
<td>1</td>
</tr>
<tr>
<td>64 x 1D</td>
<td>2</td>
</tr>
<tr>
<td>64 x 1Q(^{(3)})</td>
<td>4</td>
</tr>
<tr>
<td>64 x 3SDP(^{(3)})</td>
<td>4</td>
</tr>
<tr>
<td>128 x 1S</td>
<td>2</td>
</tr>
<tr>
<td>128 x 1D</td>
<td>4</td>
</tr>
<tr>
<td>256 x 1S</td>
<td>4</td>
</tr>
</tbody>
</table>

Notes:
1. S = single-port configuration; D = dual-port configuration; Q = quad-port configuration; SDP = simple dual-port configuration.
2. RAM32M is the associated primitive for this configuration.
3. RAM64M is the associated primitive for this configuration.

For single-port configurations, distributed RAM has a common address port for synchronous writes and asynchronous reads. For dual-port configurations, distributed RAM has one port for synchronous writes and asynchronous reads, and another port for asynchronous reads. In simple dual-port configuration, there is no data out (read port) from the write port. For quad-port configurations, distributed RAM has one port for synchronous writes and asynchronous reads, and three additional ports for asynchronous reads.

In single-port mode, read and write addresses share the same address bus. In dual-port mode, one function generator is connected with the shared read and write port address. The second function generator has the A inputs connected to a second read-only port address and the WA inputs shared with the first read/write port address.

Figure 5-6 through Figure 5-14 illustrate various example distributed RAM configurations occupying one SLICEM. When using x2 configuration (RAM32X2Q), A6 and WA6 are driven High by the software to keep O5 and O6 independent.
Figure 5-6: Distributed RAM (RAM32X2Q)
Figure 5-7: Distributed RAM (RAM32X6SDP)
If four single-port 64 x 1-bit modules are built, the four RAM64X1S primitives can occupy a SLICEM, as long as they share the same clock, write enable, and shared read and write port address inputs. This configuration equates to 64 x 4-bit single-port distributed RAM.

If two dual-port 64 x 1-bit modules are built, the two RAM64X1D primitives can occupy a SLICEM, as long as they share the same clock, write enable, and shared read and write port address inputs. This configuration equates to 64 x 2-bit dual-port distributed RAM.
Figure 5-10: Distributed RAM (RAM64X1Q)
Implementation of distributed RAM configurations with depth greater than 64 requires the usage of wide-function multiplexers (F7AMUX, F7BMUX, and F8MUX).

Figure 5-11: Distributed RAM (RAM64X3SDP)
If two single-port 128 x 1-bit modules are built, the two RAM128X1S primitives can occupy a SLICEM, as long as they share the same clock, write enable, and shared read and write port address inputs. This configuration equates to 128 x 2-bit single-port distributed RAM.
Figure 5-13: Distributed RAM (RAM128X1D)
Distributed RAM configurations greater than the provided examples require more than one SLICEM. There are no direct connections between slices to form larger distributed RAM configurations within a CLB or between slices.
Distributed RAM Data Flow

Synchronous Write Operation

The synchronous write operation is a single clock-edge operation with an active-High write-enable (WE) feature. When WE is High, the input (D) is loaded into the memory location at address A.

Asynchronous Read Operation

The output is determined by the address A (for single-port mode output/SPO output of dual-port mode), or address DPRA (DPO output of dual-port mode). Each time a new address is applied to the address pins, the data value in the memory location of that address is available on the output after the time delay to access the LUT. This operation is asynchronous and independent of the clock signal.

Distributed RAM Summary

- Single-port and dual-port modes are available in SLICEMs.
- A write operation requires one clock edge.
- Read operations are asynchronous (Q output).
- The data input has a setup-to-clock timing specification.

Read Only Memory (ROM)

Each function generator in SLICEMs and SLICELs can implement a 64 x 1-bit ROM. Three configurations are available: ROM64x1, ROM128x1, and ROM256x1. ROM contents are loaded at each device configuration. Table 5-6 shows the number of LUTs occupied by each ROM configuration.

<table>
<thead>
<tr>
<th>ROM</th>
<th>Number of LUTs</th>
</tr>
</thead>
<tbody>
<tr>
<td>64 x 1</td>
<td>1</td>
</tr>
<tr>
<td>128 x 1</td>
<td>2</td>
</tr>
<tr>
<td>256 x 1</td>
<td>4</td>
</tr>
</tbody>
</table>

Shift Registers (Available in SLICEM only)

A SLICEM function generator can also be configured as a 32-bit shift register without using the flip-flops available in a slice. Used in this way, each LUT can delay serial data anywhere from one to 32 clock cycles. The shiftin D (DI1 LUT pin) and shiftout Q31 (MC31 LUT pin) lines cascade LUTs to form larger shift registers. The four LUTs in a SLICEM are thus cascaded to produce delays up to 128 clock cycles. It is also possible to combine shift registers across more than one SLICEM. Note that there are no direct connections between slices to form longer shift registers, nor is the MC31 output at LUT B/C/D available. The resulting programmable delays can be used to balance the timing of data pipelines.

Applications requiring delay or latency compensation use these shift registers to develop efficient designs. Shift registers are also useful in synchronous FIFO and content addressable memory (CAM) designs.

The write operation is synchronous with a clock input (CLK) and an optional clock enable (CE). A dynamic read access is performed through the 5-bit address bus, A[4:0]. The LSB of the LUT is unused and the software automatically ties it to a logic High. The configurable shift registers cannot be set or reset. The read is asynchronous; however, a storage element
or flip-flop is available to implement a synchronous read. In this case, the clock-to-out of the flip-flop determines the overall delay and improves performance. However, one additional cycle of clock latency is added. Any of the 32 bits can be read out asynchronously (at the O6 LUT outputs) by varying the 5-bit address. This capability is useful in creating smaller shift registers (less than 32 bits). For example, when building a 13-bit shift register, simply set the address to the 13th bit. Figure 5-15 is a logic block diagram of a 32-bit shift register.

![Figure 5-15: 32-bit Shift Register Configuration](image)

Figure 5-15 illustrates an example shift register configuration occupying one function generator.

![Figure 5-16: Representation of a Shift Register](image)
Figure 5-17 shows two 16-bit shift registers. The example shown can be implemented in a single LUT.

**Figure 5-17: Dual 16-bit Shift Register Configuration**

As mentioned earlier, an additional output (MC31) and a dedicated connection between shift registers allows connecting the last bit of one shift register to the first bit of the next, without using the LUT O6 output. Longer shift registers can be built with dynamic access to any bit in the chain. The shift register chaining and the F7AMUX, F7BMUX, and F8MUX multiplexers allow up to a 128-bit shift register with addressable access to be implemented in one SLICEM. Figure 5-18 through Figure 5-20 illustrate various example shift register configurations that can occupy one SLICEM.

**Figure 5-18: 64-bit Shift Register Configuration**
Figure 5-19: 96-bit Shift Register Configuration
Chapter 5: Configurable Logic Blocks (CLBs)

It is possible to create shift registers longer than 128 bits across more than one SLICEM. However, there are no direct connections between slices to form these shift registers.

**Shift Register Data Flow**

**Shift Operation**

The shift operation is a single clock-edge operation, with an active-High clock enable feature. When enable is High, the input (D) is loaded into the first bit of the shift register. Each bit is also shifted to the next highest bit position. In a cascadelable shift register configuration, the last bit is shifted out on the M31 output.

The bit selected by the 5-bit address port (A[4:0]) appears on the Q output.

**Dynamic Read Operation**

The Q output is determined by the 5-bit address. Each time a new address is applied to the 5-input address pins, the new bit position value is available on the Q output after the time

---

**Figure 5-20: 128-bit Shift Register Configuration**

It is possible to create shift registers longer than 128 bits across more than one SLICEM. However, there are no direct connections between slices to form these shift registers.
delay to access the LUT. This operation is asynchronous and independent of the clock and
clock-enable signals.

**Static Read Operation**

If the 5-bit address is fixed, the Q output always uses the same bit position. This mode
implements any shift-register length from 1 to 32 bits in one LUT. The shift register length
is (N+1), where N is the input address (0 – 31).

The Q output changes synchronously with each shift operation. The previous bit is shifted
to the next position and appears on the Q output.

**Shift Register Summary**

- A shift operation requires one clock edge.
- Dynamic-length read operations are asynchronous (Q output).
- Static-length read operations are synchronous (Q output).
- The data input has a setup-to-clock timing specification.
- In a cascadable configuration, the Q31 output always contains the last bit value.
- The Q31 output changes synchronously after each shift operation.

**Multiplexers**

Function generators and associated multiplexers in Virtex-5 FPGAs can implement the
following:

- 4:1 multiplexers using one LUT
- 8:1 multiplexers using two LUTs
- 16:1 multiplexers using four LUTs

These wide input multiplexers are implemented in one level or logic (or LUT) using the
dedicated F7AMUX, F7BMUX, and F8MUX multiplexers. These multiplexers allow LUT
combinations of up to four LUTs in a slice.
Designing Large Multiplexers

4:1 Multiplexer

Each LUT can be configured into a 4:1 MUX. The 4:1 MUX can be implemented with a flip-flop in the same slice. Up to four 4:1 MUXes can be implemented in a slice, as shown in Figure 5-21.

Figure 5-21: Four 4:1 Multiplexers in a Slice
8:1 Multiplexer

Each slice has an F7AMUX and an F7BMUX. These two muxes combine the output of two LUTs to form a combinatorial function up to 13 inputs (or an 8:1 MUX). Up to two 8:1 MUXes can be implemented in a slice, as shown in Figure 5-22.

Figure 5-22: Two 8:1 Multiplexers in a Slice
16:1 Multiplexer

Each slice has an F8MUX. F8MUX combines the outputs of F7AMUX and F7BMUX to form a combinatorial function up to 27 inputs (or a 16:1 MUX). Only one 16:1 MUX can be implemented in a slice, as shown in Figure 5-23.

![16:1 Multiplexer in a Slice](image)

**Figure 5-23: 16:1 Multiplexer in a Slice**

It is possible to create multiplexers wider than 16:1 across more than one SLICEM. However, there are no direct connections between slices to form these wide multiplexers.

Fast Lookahead Carry Logic

In addition to function generators, dedicated carry logic is provided to perform fast arithmetic addition and subtraction in a slice. A Virtex-5 FPGA CLB has two separate carry chains, as shown in Figure 5-1. The carry chains are cascadable to form wider add/subtract logic, as shown in Figure 5-2.

The carry chain in the Virtex-5 device is running upward and has a height of four bits per slice. For each bit, there is a carry multiplexer (MUXCY) and a dedicated XOR gate for adding/subtracting the operands with a selected carry bits. The dedicated carry path and
carry multiplexer (MUXCY) can also be used to cascade function generators for implementing wide logic functions.

Figure 5-24 illustrates the carry chain with associated logic elements in a slice.

Figure 5-24: Fast Carry Logic Path and Associated Elements

The carry chains carry lookahead logic along with the function generators. There are ten independent inputs (S inputs – S0 to S3, DI inputs – DI1 to DI4, CYINIT and CIN) and eight independent outputs (O outputs – O0 to O3, and CO outputs – CO0 to CO3).

The S inputs are used for the “propagate” signals of the carry lookahead logic. The “propagate” signals are sourced from the O6 output of a function generator. The DI inputs are used for the “generate” signals of the carry lookahead logic. The “generate” signals are sourced from either the O5 output of a function generator or the BYPASS input (AX, BX, CX, or DX) of a slice. The former input is used to create a multiplier, while the latter is used
to create an adder/accumulator. CYINIT is the CIN of the first bit in a carry chain. The CYINIT value can be 0 (for add), 1 (for subtract), or AX input (for the dynamic first carry bit). The CIN input is used to cascade slices to form a longer carry chain. The O outputs contain the sum of the addition/subtraction. The CO outputs compute the carry out for each bit. CO3 is connected to COUT output of a slice to form a longer carry chain by cascading multiple slices. The propagation delay for an adder increases linearly with the number of bits in the operand, as more carry chains are cascaded. The carry chain can be implemented with a storage element or a flip-flop in the same slice.

**CLB / Slice Timing Models**

Due to the large size and complexity of Virtex-5 FPGAs, understanding the timing associated with the various paths and functional elements is a difficult and important task. Although it is not necessary to understand the various timing parameters to implement most designs using Xilinx software, a thorough timing model can assist advanced users in analyzing critical paths or planning speed-sensitive designs.

Three timing model sections are described:

- Functional element diagram – basic architectural schematic illustrating pins and connections
- Timing parameters – definitions of *Virtex-5 FPGA Data Sheet* timing parameters
- Timing Diagram - illustrates functional element timing parameters relative to each other

Use the models in this chapter in conjunction with both the Xilinx Timing Analyzer software (TRCE) and the section on switching characteristics in the *Virtex-5 FPGA Data Sheet*. All pin names, parameter names, and paths are consistent with the post-route timing and pre-route static timing reports. Most of the timing parameters found in the section on switching characteristics are described in this chapter.

All timing parameters reported in the *Virtex-5 FPGA Data Sheet* are associated with slices and CLBs. The following sections correspond to specific switching characteristics sections in the *Virtex-5 FPGA Data Sheet*:

- “General Slice Timing Model and Parameters” (CLB Switching Characteristics)
- “Slice Distributed RAM Timing Model and Parameters (Available in SLICEM only)” (CLB Distributed RAM Switching Characteristics)
- “Slice SRL Timing Model and Parameters (Available in SLICEM only)” (CLB SRL Switching Characteristics)
- “Slice Carry-Chain Timing Model and Parameters” (CLB Application Switching Characteristics)
General Slice Timing Model and Parameters

A simplified Virtex-5 FPGA slice is shown in Figure 5-25. Some elements of the slice are omitted for clarity. Only the elements relevant to the timing paths described in this section are shown.

Figure 5-25: Simplified Virtex-5 FPGA Slice
## Timing Parameters

Table 5-7 shows the general slice timing parameters for a majority of the paths in Figure 5-25.

### Table 5-7: General Slice Timing Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Combinatorial Delays</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{ILO}^{(1)}$</td>
<td>A/B/C/D inputs to A/B/C/D outputs</td>
<td>Propagation delay from the A/B/C/D inputs of the slice, through the look-up tables (LUTs), to the A/B/C/D outputs of the slice (six-input function).</td>
</tr>
<tr>
<td>$T_{ILO.2}$</td>
<td>A/B/C/D inputs to AMUX/CMUX outputs</td>
<td>Propagation delay from the A/B/C/D inputs of the slice, through the LUTs and F7AMUX/F7BMUX to the AMUX/CMUX outputs (seven-input function).</td>
</tr>
<tr>
<td>$T_{ILO.3}$</td>
<td>A/B/C/D inputs to BMUX output</td>
<td>Propagation delay from the A/B/C/D inputs of the slice, through the LUTs, F7AMUX/F7BMUX, and F8MUX to the BMUX output (eight-input function).</td>
</tr>
<tr>
<td><strong>Sequential Delays</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{CKO}$</td>
<td>FF Clock (CLK) to AQ/BQ/CQ/DQ outputs</td>
<td>Time after the clock that data is stable at the AQ/BQ/CQ/DQ outputs of the slice sequential elements (configured as a flip-flop).</td>
</tr>
<tr>
<td>$T_{CKLO}$</td>
<td>Latch Clock (CLK) to AQ/BQ/CQ/DQ outputs</td>
<td>Time after the clock that data is stable at the XQ/YQ outputs of the slice sequential elements (configured as a latch).</td>
</tr>
<tr>
<td><strong>Setup and Hold Times for Slice Sequential Elements</strong>&lt;sup&gt;(2)&lt;/sup&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{DICK}/T_{CKDI}$</td>
<td>AX/BX/CX/DX inputs</td>
<td>Time before/after the CLK that data from the AX/BX/CX/DX inputs of the slice must be stable at the D input of the slice sequential elements (configured as a flip-flop).</td>
</tr>
<tr>
<td>$T_{CECK}/T_{CKCE}$</td>
<td>CE input</td>
<td>Time before/after the CLK that the CE input of the slice must be stable at the CE input of the slice sequential elements (configured as a flip-flop).</td>
</tr>
<tr>
<td>$T_{SRCK}/T_{CKSR}$</td>
<td>SR/BY input</td>
<td>Time before/after the CLK that the SR (Set/Reset) and the BY (Rev) inputs of the slice must be stable at the SR/Rev inputs of the slice sequential elements (configured as a flip-flop).</td>
</tr>
<tr>
<td><strong>Set/Reset</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{RPW}$</td>
<td></td>
<td>Minimum Pulse Width for the SR (Set/Reset) and BY (Rev) pins.</td>
</tr>
<tr>
<td>$T_{RQ}$</td>
<td></td>
<td>Propagation delay for an asynchronous Set/Reset of the slice sequential elements. From the SR/BY inputs to the AQ/BQ/CQ/DQ outputs.</td>
</tr>
<tr>
<td>$F_{TOG}$</td>
<td></td>
<td>Toggle Frequency – Maximum frequency that a CLB flip-flop can be clocked: $1 / (T_{CH} + T_{CL})$.</td>
</tr>
</tbody>
</table>

### Notes:

1. This parameter includes a LUT configured as two five-input functions.
2. $T_{XXCK} = $ Setup Time (before clock edge), and $T_{CKXX} = $ Hold Time (after clock edge).
Timing Characteristics

Figure 5-26 illustrates the general timing characteristics of a Virtex-5 FPGA slice.

- At time $T_{CEO}$ before clock event (1), the clock-enable signal becomes valid-High at the CE input of the slice register.
- At time $T_{DICK}$ before clock event (1), data from either AX, BX, CX, or DX inputs become valid-High at the D input of the slice register and is reflected on either the AQ, BQ, CQ, or DQ pin at time $T_{CKO}$ after clock event (1).
- At time $T_{SRCK}$ before clock event (3), the SR signal (configured as synchronous reset) becomes valid-High, resetting the slice register. This is reflected on the AQ, BQ, CQ, or DQ pin at time $T_{CKO}$ after clock event (3).
Slice Distributed RAM Timing Model and Parameters (Available in SLICEM only)

Figure 5-27 illustrates the details of distributed RAM implemented in a Virtex-5 FPGA slice. Some elements of the slice are omitted for clarity. Only the elements relevant to the timing paths described in this section are shown.

Figure 5-27: Simplified Virtex-5 FPGA SLICEM Distributed RAM
Distributed RAM Timing Parameters

Table 5-8 shows the timing parameters for the distributed RAM in SLICEM for a majority of the paths in Figure 5-27.

Table 5-8: Distributed RAM Timing Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Sequential Delays for a Slice LUT Configured as RAM (Distributed RAM)</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{SHC0}$&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>CLK to A/B/C/D outputs</td>
<td>Time after the CLK of a write operation that the data written to the distributed RAM is stable on the A/B/C/D output of the slice.</td>
</tr>
<tr>
<td><strong>Setup and Hold Times for a Slice LUT Configured as RAM (Distributed RAM)&lt;sup&gt;(2)&lt;/sup&gt;</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{DS}/T_{DH}$&lt;sup&gt;(3)&lt;/sup&gt;</td>
<td>AX/BX/CX/DX configured as data input (DI1)</td>
<td>Time before/after the clock that data must be stable at the AX/BX/CX/DX input of the slice.</td>
</tr>
<tr>
<td>$T_{ACK}/T_{CKA}$</td>
<td>A/B/C/D address inputs</td>
<td>Time before/after the clock that address signals must be stable at the A/B/C/D inputs of the slice LUT (configured as RAM).</td>
</tr>
<tr>
<td>$T_{WS}/T_{WH}$</td>
<td>WE input</td>
<td>Time before/after the clock that the write enable signal must be stable at the WE input of the slice LUT (configured as RAM).</td>
</tr>
<tr>
<td><strong>Clock CLK</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{WPH}$</td>
<td></td>
<td>Minimum Pulse Width, High</td>
</tr>
<tr>
<td>$T_{WPL}$</td>
<td></td>
<td>Minimum Pulse Width, Low</td>
</tr>
<tr>
<td>$T_{WC}$</td>
<td></td>
<td>Minimum clock period to meet address write cycle time.</td>
</tr>
</tbody>
</table>

**Notes:**
1. This parameters includes a LUT configured as a two-bit distributed RAM.
2. $T_{XXCK} = $ Setup Time (before clock edge), and $T_{CKXX} = $ Hold Time (after clock edge).
3. Parameter includes AI/BI/CI/DI configured as a data input (DI2).
Distributed RAM Timing Characteristics

The timing characteristics of a 16-bit distributed RAM implemented in a Virtex-5 FPGA slice (LUT configured as RAM) are shown in Figure 5-28.

![Figure 5-28: Slice Distributed RAM Timing Characteristics](image)

Clock Event 1: Write Operation

During a Write operation, the contents of the memory at the address on the ADDR inputs are changed. The data written to this memory location is reflected on the A/B/C/D outputs synchronously.

- At time $T_{WS}$ before clock event 1, the write-enable signal (WE) becomes valid-High, enabling the RAM for a Write operation.
- At time $T_{AS}$ before clock event 1, the address (2) becomes valid at the A/B/C/D inputs of the RAM.
- At time $T_{DS}$ before clock event 1, the DATA becomes valid (1) at the DI input of the RAM and is reflected on the A/B/C/D output at time $T_{SHCKO}$ after clock event 1.

This is also applicable to the AMUX, BMUX, CMUX, DMUX, and COUT outputs at time $T_{SHCKO}$ and $T_{WOSCO}$ after clock event 1.

Clock Event 2: Read Operation

All Read operations are asynchronous in distributed RAM. As long as WE is Low, the address bus can be asserted at any time. The contents of the RAM on the address bus are reflected on the A/B/C/D outputs after a delay of length $T_{ILO}$ (propagation delay through a LUT). The address (F) is asserted after clock event 2, and the contents of the RAM at address (F) are reflected at the output after a delay of length $T_{ILO}$. 
Slice SRL Timing Model and Parameters (Available in SLICEM only)

Figure 5-29 illustrates shift register implementation in a Virtex-5 FPGA slice. Some elements of the slice have been omitted for clarity. Only the elements relevant to the timing paths described in this section are shown.

![Simplified Virtex-5 FPGA Slice SRL Diagram](image-url)

**Figure 5-29:** Simplified Virtex-5 FPGA Slice SRL
Slice SRL Timing Parameters

Table 5-9 shows the SLICEM SRL timing parameters for a majority of the paths in Figure 5-29.

Table 5-9: Slice SRL Timing Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Function</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sequential Delays for a Slice LUT Configured as an SRL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{REG}(1)$</td>
<td>CLK to A/B/C/D outputs</td>
<td>Time after the CLK of a write operation that the data written to the SRL is stable on the A/B/C/D outputs of the slice.</td>
</tr>
<tr>
<td>$T_{REG_MUX}(1)$</td>
<td>CLK to AMUX - DMUX output</td>
<td>Time after the CLK of a write operation that the data written to the SRL is stable on the DMUX output of the slice.</td>
</tr>
<tr>
<td>$T_{REG_M31}$</td>
<td>CLK to DMUX output via MC31 output</td>
<td>Time after the CLK of a write operation that the data written to the SRL is stable on the DMUX output via MC31 output.</td>
</tr>
<tr>
<td>Setup and Hold Times for a Slice LUT Configured SRL(2)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$T_{WS}/T_{WH}$</td>
<td>CE input (WE)</td>
<td>Time before/after the clock that the write enable signal must be stable at the WE input of the slice LUT (configured as an SRL).</td>
</tr>
<tr>
<td>$T_{DS}/T_{DH}(3)$</td>
<td>AX/BX/CX/DX configured as data input (DI)</td>
<td>Time before the clock that the data must be stable at the AX/BX/CX/DX input of the slice (configured as an SRL).</td>
</tr>
</tbody>
</table>

Notes:
1. This parameter includes a LUT configured as a two-bit shift register.
2. $T_{XXCK} = $ Setup Time (before clock edge), and $T_{CKXX} = $ Hold Time (after clock edge).
3. Parameter includes AI/BI/CI/DI configured as a data input (DI2) or two bits with a common shift.

Slice SRL Timing Characteristics

Figure 5-30 illustrates the timing characteristics of a 16-bit shift register implemented in a Virtex-5 FPGA slice (a LUT configured as an SRL).

Figure 5-30: Slice SRL Timing Characteristics
Clock Event 1: Shift In

During a write (Shift In) operation, the single-bit content of the register at the address on the A/B/C/D inputs is changed, as data is shifted through the SRL. The data written to this register is reflected on the A/B/C/D outputs synchronously, if the address is unchanged during the clock event. If the A/B/C/D inputs are changed during a clock event, the value of the data at the addressable output (A/B/C/D outputs) is invalid.

- At time $T_{WS}$ before clock event 1, the write-enable signal (WE) becomes valid-High, enabling the SRL for the Write operation that follows.
- At time $T_{DS}$ before clock event 1 the data becomes valid (0) at the DI input of the SRL and is reflected on the A/B/C/D output after a delay of length $T_{REG}$ after clock event 1. Since the address 0 is specified at clock event 1, the data on the DI input is reflected at A/B/C/D output, because it is written to register 0.

Clock Event 2: Shift In

- At time $T_{DS}$ before clock event 2, the data becomes valid (1) at the DI input of the SRL and is reflected on the A/B/C/D output after a delay of length $T_{REG}$ after clock event 2. Since the address 0 is still specified at clock event 2, the data on the DI input is reflected at the D output, because it is written to register 0.

Clock Event 3: Shift In/Addressable (Asynchronous) READ

All Read operations are asynchronous to the CLK signal. If the address is changed (between clock events), the contents of the register at that address are reflected at the addressable output (A/B/C/D outputs) after a delay of length $T_{ILO}$ (propagation delay through a LUT).

- At time $T_{DS}$ before clock event 3, the data becomes valid (1) at the DI input of the SRL and is reflected on the A/B/C/D output $T_{REG}$ time after clock event 3.
- The address is changed (from 0 to 2). The value stored in register 2 at this time is a 0 (in this example, this was the first data shifted in), and it is reflected on the A/B/C/D output after a delay of length $T_{ILO}$.

Clock Event 32: MSB (Most Significant Bit) Changes

At time $T_{REG}$ after clock event 32, the first bit shifted into the SRL becomes valid (logical 0 in this case) on the DMUX output of the slice via the MC31 output of LUT A (SRL). This is also applicable to the AMUX, BMUX, CMUX, DMUX, and COUT outputs at time $T_{REG}$ and $T_{WOSCO}$ after clock event 1.
Chapter 5: Configurable Logic Blocks (CLBs)

Slice Carry-Chain Timing Model and Parameters

Figure 5-24, page 199 illustrates a carry chain in a Virtex-5 FPGA slice. Some elements of the slice have been omitted for clarity. Only the elements relevant to the timing paths described in this section are shown.

Slice Carry-Chain Timing Parameters

Table 5-10 shows the slice carry-chain timing parameters for a majority of the paths in Figure 5-24, page 199.

Table 5-10: Slice Carry-Chain Timing Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Function Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sequential Delays for Slice LUT Configured as Carry Chain</td>
<td></td>
</tr>
<tr>
<td>( T_{AXCY} )</td>
<td>AX/BX/CX/DX input to COUT output</td>
</tr>
<tr>
<td>( T_{BXY} )</td>
<td>CIN input to COUT output</td>
</tr>
<tr>
<td>( T_{OPCYA} )</td>
<td>A/B/C/D input to COUT output</td>
</tr>
<tr>
<td>( T_{CINA} )</td>
<td>A/B/C/D input to AMUX/BMUX/CMUX/DMUX output using XOR (sum).</td>
</tr>
<tr>
<td>Setup and Hold Times for a Slice LUT Configured as a Carry Chain(1)</td>
<td></td>
</tr>
<tr>
<td>( T_{CKCIN} )</td>
<td>Time before the CLK that data from the CIN input of the slice must be stable at the D input of the slice sequential elements (configured as a flip-flop).</td>
</tr>
</tbody>
</table>

Notes:
1. \( T_{XXCK} \) = Setup Time (before clock edge), and \( T_{CKXX} \) = Hold Time (after clock edge).

Slice Carry-Chain Timing Characteristics

Figure 5-31 illustrates the timing characteristics of a slice carry chain implemented in a Virtex-5 FPGA slice.

![Slice Carry-Chain Timing Characteristics](image-url)
• At time $T_{\text{CINCK}}$ before clock event 1, data from CIN input becomes valid-High at the D input of the slice register. This is reflected on any of the AQ/BQ/CQ/DQ pins at time $T_{\text{CKO}}$ after clock event 1.

• At time $T_{\text{SRCK}}$ before clock event 3, the SR signal (configured as synchronous reset) becomes valid-High, resetting the slice register. This is reflected on any of the AQ/BQ/CQ/DQ pins at time $T_{\text{CKO}}$ after clock event 3.

**CLB Primitives**

More information on the CLB primitives are available in the software libraries guide.

**Distributed RAM Primitives**

Seven primitives are available: from 32 x 2 bits to 256 x 1 bit. Three primitives are single-port RAM, two primitives are dual-port RAM, and two primitives are quad-port RAM, as shown in Table 5-11.

| Table 5-11: Single-Port, Dual-Port, and Quad-Port Distributed RAM |
|---------------------|-----------------|----------------|-----------------|
| **Primitve**       | **RAM Size**    | **Type**       | **Address Inputs** |
| RAM32X1S           | 32-bit          | Single-port    | A[4:0] (read/write) |
| RAM32X1D           | 32-bit          | Dual-port      | A[4:0] (read/write) |
|                    |                 |                | DPRA[4:0] (read) |
| RAM32M             | 32-bit          | Quad-port      | ADDRA[4:0] (read) |
|                    |                 |                | ADDRB[4:0] (read) |
|                    |                 |                | ADDRC[4:0] (read) |
|                    |                 |                | ADDRD[4:0] (read/write) |
| RAM64X1S           | 64-bit          | Single-port    | A[5:0] (read/write) |
| RAM64X1D           | 64-bit          | Dual-port      | A[5:0] (read/write) |
|                    |                 |                | DPRA[5:0] (read) |
| RAM64M             | 64-bit          | Quad-port      | ADDRA[5:0] (read) |
|                    |                 |                | ADDRB[5:0] (read) |
|                    |                 |                | ADDRC[5:0] (read) |
|                    |                 |                | ADDRD[5:0] (read/write) |
| RAM128X1S          | 128-bit         | Single-port    | A[6:0] (read/write) |
| RAM128X1D          | 128-bit         | Dual-port      | A[6:0], (read/write) |
|                    |                 |                | DPRA[6:0] (read) |
| RAM256X1S          | 256-bit         | Single-port    | A[7:0] (read/write) |

The input and output data are 1-bit wide (with the exception of the 32-bit RAM).

**Figure 5-32** shows generic single-port, dual-port, and quad-port distributed RAM primitives. The A, ADDR, and DPRA signals are address buses.
Chapter 5: Configurable Logic Blocks (CLBs)

Instantiating several distributed RAM primitives can be used to implement wide memory blocks.

Port Signals

Each distributed RAM port operates independently of the other while reading the same set of memory cells.

Clock – WCLK

The clock is used for the synchronous write. The data and the address input pins have setup times referenced to the WCLK pin.

Enable – WE/WED

The enable pin affects the write functionality of the port. An active write enable prevents any writing to memory cells. An active write enable causes the clock edge to write the data input signal to the memory location pointed to by the address inputs.

Address – A[#:0], DPRA[#:0], and ADDRA[#:0] – ADDRD[#:0]

The address inputs A[#:0] (for single-port and dual-port), DPRA[#:0] (for dual-port), and ADDRA[#:0] – ADDRD[#:0] (for quad-port) select the memory cells for read or write. The width of the port determines the required address inputs. Some of the address inputs are not buses in VHDL or Verilog instantiations. Table 5-11 summarizes the function of each address pins.

Data In – D, DID[#:0]

The data input D (for single-port and dual-port) and DID[#:0] (for quad-port) provide the new data value to be written into the RAM.

Data Out – O, SPO, DPO and DOA[#:0] – DOD[#:0]

The data out O (single-port or SPO), DPO (dual-port), and DOA[#:0] – DOD[#:0] (quad-port) reflects the contents of the memory cells referenced by the address inputs. Following an active write clock edge, the data out (O, SPO, or DOD[#:0]) reflects the newly written data.

Figure 5-32: Single-Port, Dual-Port, and Quad-Port Distributed RAM Primitives

X-Ref Target - Figure 5-32
Inverting Clock Pins

The clock pin (CLK) has an individual inversion option. The clock signal can be active at the negative edge of the clock or the positive edge for the clock without requiring other logic resources. The default is at the positive clock edge.

Global Set/Reset – GSR

The global set/reset (GSR) signal does not affect distributed RAM modules.

Shift Registers (SRLs) Primitive

One primitive is available for the 32-bit shift register (SRLC32E). Figure 5-33 shows the 32-bit shift register primitive.

![Figure 5-33: 32-bit Shift Register](image)

Instantiating several 32-bit shift register with dedicated multiplexers (F7AMUX, F7BMUX, and F8MUX) allows a cascadable shift register chain of up to 128-bit in a slice. Figure 5-18 through Figure 5-20 in the “Shift Registers (Available in SLICEM only)” section of this document illustrate the various implementation of cascadable shift registers greater than 32 bits.

Port Signals

Clock – CLK

Either the rising edge or the falling edge of the clock is used for the synchronous shift operation. The data and clock enable input pins have setup times referenced to the chosen edge of CLK.

Data In – D

The data input provides new data (one bit) to be shifted into the shift register.

Clock Enable - CE

The clock enable pin affects shift functionality. An inactive clock enable pin does not shift data into the shift register and does not write new data. Activating the clock enable allows the data in (D) to be written to the first location and all data to be shifted by one location. When available, new data appears on output pins (Q) and the cascadable output pin (Q31).

Address – A[4:0]

The address input selects the bit (range 0 to 31) to be read. The nth bit is available on the output pin (Q). Address inputs have no effect on the cascadable output pin (Q31). It is always the last bit of the shift register (bit 31).
Data Out – Q
The data output Q provides the data value (1 bit) selected by the address inputs.

Data Out – Q31 (optional)
The data output Q31 provides the last bit value of the 32-bit shift register. New data becomes available after each shift-in operation.

Inverting Clock Pins
The clock pin (CLK) has an individual inversion option. The clock signal can be active at the negative or positive edge of the clock without requiring other logic resources. The default is positive clock edge.

Global Set/Reset – GSR
The global set/reset (GSR) signal does not affect the shift registers.

Other Shift Register Applications

Synchronous Shift Registers
The shift-register primitive does not use the register available in the same slice. To implement a fully synchronous read and write shift register, output pin Q must be connected to a flip-flop. Both the shift register and the flip-flop share the same clock, as shown in Figure 5-34.

```
SRLC32G FF

D
Address
CE
CLK

Q (Write Enable)

Q31

UG190_5_34_050506
```

**Figure 5-34: Synchronous Shift Register**

This configuration provides a better timing solution and simplifies the design. Because the flip-flop must be considered to be the last register in the shift-register chain, the static or dynamic address should point to the desired length minus one. If needed, the cascadable output can also be registered in a flip-flop.

Static-Length Shift Registers
The cascadable 32-bit shift register implements any static length mode shift register without the dedicated multiplexers (F7AMUX, F7BMUX, and F8MUX). Figure 5-35 illustrates a 72-bit shift register. Only the last SRLC32E primitive needs to have its address inputs tied to 0b00111. Alternatively, shift register length can be limited to 71 bits (address tied to 0b00110) and a flip-flop can be used as the last register. (In an SRLC32E primitive, the shift register length is the address input + 1).
Multiplexer Primitives

Two primitives (MUXF7 and MUXF8) are available for access to the dedicated F7AMUX, F7BMUX and F8MUX in each slice. Combined with LUTs, these multiplexer primitives are also used to build larger width multiplexers (from 8:1 to 16:1). The “Designing Large Multiplexers” section provides more information on building larger multiplexers.

Port Signals

Data In – I0, I1
The data input provides the data to be selected by the select signal (S).

Control In – S
The select input signal determines the data input signal to be connected to the output O. Logic 0 selects the I0 input, while logic 1 selects the I1 input.

Data Out – O
The data output O provides the data value (one bit) selected by the control inputs.

Carry Chain Primitive

The CARRY4 primitive represents the fast carry logic for a slice in the Virtex-5 architecture. This primitive works in conjunction with LUTs in order to build adders and multipliers. This primitive is generally inferred by synthesis tools from standard RTL code. The synthesis tool can identify the arithmetic and/or logic functionality that best maps to this
logic in terms of performance and area. It also automatically uses and connects this
function properly. Figure 5-24, page 199 illustrates the CARRY4 block diagram.

Port Signals

Sum Outputs – O[3:0]
The sum outputs provide the final result of the addition/subtraction.

Carry Outputs – CO[3:0]
The carry outputs provide the carry out for each bit. A longer carry chain can be created if
CO[3] is connected to CI input of another CARRY4 primitive.

Data Inputs – DI[3:0]
The data inputs are used as “generate” signals to the carry lookahead logic. The “generate”
signals are sourced from LUT outputs.

Select Inputs – S[3:0]
The select inputs are used as “propagate” signals to the carry lookahead logic. The
“propagate” signals are sourced from LUT outputs.

Carry Initialize – CYINIT
The carry initialize input is used to select the first bit in a carry chain. The value for this pin
is either 0 (for add), 1 (for subtract), or AX input (for the dynamic first carry bit).

Carry In – CI
The carry in input is used to cascade slices to form longer carry chain. To create a longer
carry chain, the CO[3] output of another CARRY4 is simply connected to this pin.